Embedding Program Code Integrity Monitoring in Application-specific Instruction Set Processors

نویسندگان

  • Yunsi Fei
  • Z. Jerry Shi
چکیده

Program code in a computer system can be altered either by malicious security attacks or by various faults in microprocessors. In this work, we present a generalized methodology for monitoring code integrity at run-time in applicationspecific instruction set processors (ASIPs). We embed monitoring mechanisms in an ASIP design process. Thus the processor is augmented with a hardware monitor automatically. Experimental results show that our microarchitectural support can detect program code integrity compromises with small area overhead and little performance degradation.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Automatic System for Application-Specific Instruction Format Design and Code Generation for VLIW and EPIC processors

Introduction. Whereas the workstation and personal computer markets are rapidly converging on a small number of similar architectures, the embedded systems market is enjoying an explosion of architectural diversity. This diversity is driven by demands for higher performance at a lower cost and power consumption, and is propelled by the possibility of designing application-specific instruction-s...

متن کامل

Automatic Instruction Set Design Through Efficient Instruction Encoding for Application-Specific Processors

Application-specific instructions can significantly improve the performance, energy-efficiency, and code size of configurable processors. While generating new instructions from application-specific operation patterns has been a common way to improve the instruction set (IS) of a configurable processor, automating the design of IS’s for given applications poses new challenges. This IS synthesis ...

متن کامل

Static Resource Models for Code-size Efficient Embedded Processors Static Resource Models for Code-size Efficient Embedded Processors / Static Resource Models for Code-size Efficient Embedded Processors

Due to an increasing need for flexibility, embedded systems embody more and more programmable processors as their core components. Because of silicon area and power considerations, the corresponding instruction sets are often highly encoded to minimize code size for given performance requirements. This has hampered the development of robust optimizing compilers because the resulting irregular i...

متن کامل

Instruction Set De nition and Instruction Selection for ASIPsJohan

Application Speciic Instruction set Processors (ASIPs) are eld or mask programmable processors of which the architecture and instruction set are opti-mised to a speciic application domain. ASIPs ooer a high degree of exibility and are therefore increasingly being used in competitive markets like telecommunications. However, adequate CAD techniques for the design and programming of ASIPs are mis...

متن کامل

Register and Memory Assignment for Non-orthogonal Architectures via Graph Coloring and MST Algorithms

Finding an optimal assignment of program variables into registers and memory is prohibitively difficult in code generation for application specific instruction-set processors (ASIPs). This is mainly because, in order to meet stringent speed and power requirements for embedded applications, ASIPs commonly employ non-orthogonal architectures which are typically characterized by irregular data pat...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007